Lead ASIC Verification Architect

Synopsys, Inc. seeks a senior verification architect with 12+ years in ASIC verification to lead UVM-based validation of interface IP. You will design advanced testbenches, write constrained random stimulus, and implement assertions to ensure robust silicon.

You will mentor engineers, promote reusable verification IP, and drive coverage closure across multiple projects while advancing formal validation and high-performance debugging techniques.