Senior UVM Verification Architect for Interface IP

Synopsys, Inc. is seeking a senior verification engineer to lead the creation of UVM-based testbenches for interface IP used in silicon designs. You will architect verification environments, write constrained-random sequences, and implement SV assertions to enable robust verification.

You will mentor a team, drive coverage, and contribute to both functional and formal verification flows, accelerating tape-out schedules.